[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Transwarp GAL chips
ecitnerppa@aol.com (Ecitnerppa) writes:
>The Transwarp may or may not use the /RESET pin on 8K SRAMs (when present). It
>is implimented on the 8K configuration, replaced by an address line on 32K
>implimentation, yet only one of my 8K cache boards has "resettable" SRAM chips.
Huh? 6264/62256 series SRAMs don't have a reset pin. The 6264 has either
chip-selects ("enable" pins) or no-connects where the 62256 has extra
address lines.
There are "pseudo-static" RAMs that have a _refresh_ pin but I didn't think
the TWGS ever used those...
Todd Whitesel
toddpw @ ugcs.caltech.edu