Question about the GS's slots

[dat33228@uxa.cso.uiuc.edu (Derek A. Taubert)]

Can anybody provide me with an explanation (or a timing diagram) of what
happens on the GS's 1MHz expansion connectors when the processor is screaming
along at 2.8MHz?  Phase 0 to the slots comes from the slotmaker (BPH0), and is
always as 1MHz.  Technote reference, maybe?

-- 
Derek Taubert                   |  Ask me about TCP/IP for the Apple IIgs!
d-taubert@uiuc.edu              |  Really, I'm serious!
--------------------------------+  New GScii in the works too...
NeXTMail encouraged             |___________________________________________