Re: TransWarp & Zip GS upgrades

[CUTblakeney@home.com (Jeff Blakeney)]

On Sun, 02 Apr 2000 00:36:36 GMT, mystix@direct.ca@direct.ca wrote:

>One thing I can't understand is that it appears that it has spaces for
>four SRAM chips. The TWGS has three. How does one determine the
>density and quantity to use on a ZipGS?

The ZipGSX can have 8K, 16K, 32K or 64K of cache RAM.  For 8K cache,
only the two left sockets are.  For 16K cache, all four sockets are
used.

16K and 64K cache are the use the same configuration as the 8K and 16K
cache repestively but with larger SRAMs.

+------------------------------------------------------------------------+
| Jeff Blakeney - Dean of the Apple II University in A2Pro on Delphi     |
|                    Delphi Apple II Forums Web Pages                    |
| A2: http://www.delphi.com/apple2   A2Pro: http://www.delphi.com/a2pro  |
+------------------------------------------------------------------------+