Re: TransWarp & Zip GS upgrades

[CUTblakeney@home.com (Jeff Blakeney)]

On Mon, 03 Apr 2000 02:39:11 GMT, CUTblakeney@home.com (Jeff Blakeney)
wrote:

>The ZipGSX can have 8K, 16K, 32K or 64K of cache RAM.  For 8K cache,
>only the two left sockets are.  For 16K cache, all four sockets are
>used.
>
>16K and 64K cache are the use the same configuration as the 8K and 16K
>cache repestively but with larger SRAMs.

Oops.  I really messed up that sentence.  Three mistakes.  Oh well,
here is the corrected version:

"32K and 64K cache use the same configuration as the 8K and 16K cache
respectively but with larger SRAMs."

Sorry for any confusion I may have caused.

+------------------------------------------------------------------------+
| Jeff Blakeney - Dean of the Apple II University in A2Pro on Delphi     |
|                    Delphi Apple II Forums Web Pages                    |
| A2: http://www.delphi.com/apple2   A2Pro: http://www.delphi.com/a2pro  |
+------------------------------------------------------------------------+