Does anyone know how the Transwarp accelerators work? I get the idea that there is a microkernel that runs and does fetching of instructions into the cache then also has to provide a system clock to the IIgs and other housekeeping signals. Am I off the mark here? If it is easier to build a 65816 accelerator with the existing 20Mhz chips then this might be the way to go. Any thoughts?