All video memory must be accessed at 1 MHz by accelerators due to limitations of the IIgs. What part of a Transwarp figures out it is accessing video memory?